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Abstract—A new discrete-time state feedback controller is pre-
sented, which allows high-bandwidth voltage control of a buck
converter for any load condition, whether it operates in discon-
tinuous conduction mode (DCM), continuous conduction mode
(CCM), or at the boundary of these regions. This makes the buck
converter applicable for a wide range of applications. For the
control design process, two large-signal models, which represent
the buck converter’s discrete time dynamics in CCM and DCM,
are developed. A simple proportional-integral regulator is used
for the voltage control of the converter. The operation mode is
detected and the voltage controller is connected in cascade to
a current controller in CCM or to a nonlinear state feedback
decoupling structure in DCM. In this paper, the modeling and
design of the proposed control topology are introduced and its
performance is demonstrated in simulation and experiment.
Index Terms—Buck converter control, continuous conduction
mode (CCM), control synthesis, converter modeling discrete time
control, discontinuous conduction mode (DCM).
NOMENCLATURE
vpwm PWM voltage (V).
vm Manipulated input voltage (V).
iLf Inductor current (A).
vCf Capacitor voltage (V).
iload Load current (A).
Vdc DC-link voltage (V).
Lf , Cf , Rf Inductance (H), capacitance (F) and resistance
(Ω) of the buck converter.
ω0 Natural frequency of the LC filter (s−1).
Z0 Impedance of the LC filter (Ω).
Ts, Tpwm Sampling period, PWM period (s).
fs, fpwm Sampling frequency, PWM frequency (Hz).
d Duty cycle.
ε Current decay interval.
Kop,Koi Observer state feedback gains (Ω−1,Ω−1s−1).
Manuscript received November 25, 2014; revised March 12, 2015; accepted
April 25, 2015. Date of publication May 12, 2015; date of current version
September 16, 2015. Paper 2014-IPCC-0838.R1, presented at the 2014 IEEE
Applied Power Electronics Conference and Exposition, Fort Worth, TX, USA,
March 16–20, and approved for publication in the IEEE TRANSACTIONS ON
INDUSTRY APPLICATIONS by the Industrial Power Converter Committee of
the IEEE Industry Applications Society.
C. H. van der Broeck and R. W. De Doncker are with the Institute for Power
Electronics and Electrical Drives (ISEA), RWTH Aachen University, 52062
Aachen, Germany (e-mail: post@isea.rwth-aachen.de).
S. A. Richter and J. von Bloh are with AixControl GmbH, 52062 Aachen,
Germany (e-mail: info@aixcontrol.de).
Color versions of one or more of the figures in this paper are available online
at http://ieeexplore.ieee.org.
Digital Object Identifier 10.1109/TIA.2015.2431994
Fig. 1. Circuit diagram of the buck converter.
Kv,Kvi Voltage PI regulator gains (Ω−1,Ω−1s−1).
K0 Open loop gain.
rτ Regulator gain ratio rτ = KviTs/Kv.
Kf Command filter gain (s−1).
Ra Current feedback gain (Ω).
A1, B1, Bve Discrete time model coefficients (10–12).
xˆ Estimated value of x.
x∗ Reference value of x.
I. INTRODUCTION
FOR today’s industrial and commercial voltage supplies,buck converters are a popular choice. They provide a low-
cost and robust topology, exhibit well-known steady-state and
dynamic properties [1]–[8], and the design procedures for these
converters have been intensively studied [9]–[18]. However, the
control of a one quadrant buck converter (see Fig. 1) over a wide
load range and varying voltage transfer ratios is challenging,
because the converter dynamics change significantly between
continuous conduction mode (CCM) and discontinuous con-
duction mode (DCM). Furthermore, the topology does not
allow reverse power flow. Thus, an increased output voltage
cannot be actively reduced, which means that an overshoot of
the output voltage has to be avoided or at least limited.
The starting point for the control design of a converter is
a suitable model that captures the relevant dynamics of the
system. Over the last decades, many different small-signal
and large-signal modeling techniques have been proposed to
describe the dynamics of a buck converter [1]–[7]. From those
techniques, state-space averaging is the most accepted one.
Applying state-space averaging in CCM, the converter exhibits
a linear second-order characteristic [6], [7], whereas in DCM,
it shows nonlinear first-order system dynamics [8]. A control
algorithm, which shall be applicable over a wide load range,
must be able to work with these varying dynamics.
The simplest control structure for a buck converter is a
proportional–integral–differential (PID) voltage regulator. In
[9] and [10], typical control design procedures, which are based
on a small-signal model, are illustrated. Hence, these models
This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/
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Fig. 2. Buck converter in CCM (left) and DCM (right) operation.
are only valid around a certain operation point [11]. The regions
in which such a controller can be operated robust and safely can
be identified according to [12] or [13], where it is also demon-
strated that this simple control structure does not guarantee sta-
ble and well-behaved dynamics over a wide operation range. To
overcome these problems, [14]–[16] suggest alternative control
structures, which take into account the load dependent dynam-
ics and improve the stability of the converter. However, these
approaches are not suitable for a general design approach, as
they do not take into account the change of the system dynamics
that occurs when changing between CCM and DCM operation.
Furthermore, they cannot be used to achieve a quasi-linear
system behavior with a desired damping or dynamic stiffness,
as they do not decouple the nonlinearity of the converter. In
[17], a controller for a synchronous buck converter is proposed,
based on the large-signal converter model, which enables op-
eration in CCM and smooth transition to DCM. Unfortunately,
this solution cannot be used for a conventional buck converter,
because it requires a switch antiparallel to the converter diode.
The controller proposed in this paper overcomes these prob-
lems and allows the buck converter to be used for wide-
load-range applications. Based on two large-signal models
describing the buck converter dynamics in CCM and DCM, a
cascaded control structure with a single PI voltage controller
is developed. The voltage regulator is connected to a current
controller in CCM or to a nonlinear decoupling unit in DCM.
The regulator is designed via the root locus method, such that
in both operation modes the converter exhibits well-behaved
dynamics and a smooth transition is guaranteed. This paper first
presents the discrete time modeling for DCM and CCM. Then
the control structure is proposed and the design of the state
feedback gains is illustrated. Finally, results from simulations
and experiments are presented.
II. MODELING OF THE BUCK CONVERTER
The development of an accurate model of the buck converter,
which is independent of the operating point, is crucial to un-
derstand its dynamic behavior over a wide voltage transfer ratio
and load range. As the operation mode of the converter changes
at the boundary between CCM and DCM, it is not possible
to use one single model for the entire load range. Therefore,
separate models for CCM and DCM are developed first. The ac-
tivation and deactivation of the semiconductor switch insulated-
gate bipolar transistor (IGBT) in Fig. 1 allows applying a
symmetrical regular sampled pulsewidth modulation (PWM)
voltage vpwm at the input of the LC filter, which comprises an
inductor Lf , a capacitor Cf , and a parasitic series resistance
Rf . If the current does not reach zero over one PWM interval
in CCM, the system dynamics of the buck converter can be
modeled applying large-signal state-space averaging, according
to [5]. Thereby, all state and input quantities are averaged over
one sample interval. The PWM voltage can be replaced by the
so-called manipulated input voltage vm. In a buck converter, vm
is equal to the average reverse voltage across the diode within
one switching cycle Ts
vm(t) = v¯pwm(t) = d(kTs)Vdc. (1)
The averaging is tolerable because the LC filter has low-pass
filter characteristics. The sampling of the measured output volt-
age vCf, input voltage vdc, the load current iload, and the inductor
current if is synchronized with the symmetrical PWM. At the
start of each sampling interval, the duty cycle d is updated,
whereas in the middle of the interval, the measured signals are
acquired, as illustrated in Fig. 2. This process is referred to as
synchronous sampling [19] and allows capturing the average
current in each sampling interval. The dynamics of the LC
filter as a function of the manipulated input voltage and the load
current can be described by (2) and (3)
Lf
d
dt
if(t) = vm(t)− vCf(t)−Rf if(t) (2)
Cf
d
dt
vCf(t) = if(t)− iload(t). (3)
In DCM, the diode of the buck converter does not allow a
negative inductor current. Thus, the current remains zero until
the IGBT is activated again, and no power is transferred for
a time of t0 = (1− ε− d)Ts. A state block diagram of the
buck converter model can be developed in the continuous time
domain for CCM and DCM by enhancing the classical LC
filter model of a full-bridge converter [20] with a nonlinear
resistance (see Fig. 3). When the filter current remains positive,
the nonlinearity does not occur and has no impact on the
second-order system dynamics of the filter. However, if the
inductor current decays to zero before the end of the carrier
interval, the diode, which is modeled as a nonlinear resistance,
enforces that the current does not become negative.
VAN DER BROECK et al.: UNIFIED CONTROL OF A BUCK CONVERTER FOR WIDE-LOAD-RANGE APPLICATIONS 4063
Fig. 3. State block diagram of the buck converter.
This harsh nonlinearity has a significant impact on the system
dynamics of the converter. As the conduction time tc(t) =
(ε(t) + d(t))Ts becomes a function of the operating conditions,
classical space averaging cannot be used. To control the buck
converter, accurate models for the buck converter operating
in CCM and DCM need to be developed in the discrete time
domain. Applying classical z-domain modeling techniques, the
modulator dynamics and the second-order filter characteristics
in CCM can be handled, whereas in DCM, a new modeling
approach is introduced to capture its discrete time dynamics.
A. CCM Discrete Time Modeling
When the buck converter operates in the CCM, the differen-
tial equations (2) and (3) can be solved using initial conditions
and assuming that the manipulated input voltage vm and a load
current iload stay constant over the time interval [22]. The filter
resistance is approximated to zero, which is a valid assumption
as its impedance is very small in common applications. The
resulting equations of current if and voltage vCf as a function
of the initial conditions are given by (4) and (5)
if(t) =
1
Z0
sin(ω0t) (vm(t = 0)− vCf(t = 0))
+ cos(ω0t)if (t = 0) + (1− cos(ω0t)) iload(t = 0)
(4)
vCf(t) = (1− cos(ω0t)) vm(t = 0) + Z0 sin(ω0t)
× (if(t = 0)− iload(t = 0)) + cos(ω0t)vCf(t = 0).
(5)
The coefficients used in (4) and (5) are the characteristic
impedance Z0 =
√
Lf/Cf and the resonant frequency ω0 =
1/
√
LfCf of the LC filter. These equations can be used to
formulate the difference equations (6) and (7), which indicate
how the inductor current and the capacitor voltage at one
sampling time Ts ahead can be calculated based on the applied
manipulated input voltage and load current
if ((k+1)Ts)=
sin(ω0Ts)
Z0
(vm(kTs)−vCf(kTs))+ cos(ω0Ts)
× if (kTs) + (1− cos(ω0Ts)) iload(kTs) (6)
vCf((k+1)Ts)=(1− cos(ω0Ts)) vm(kTs) + Z0 sin(ω0Ts)
×(if(kTs)−iload(kTs))+ cos(ω0Ts)vCf(kTs).
(7)
Fig. 4. State block diagram of the discrete time model in CCM.
Fig. 5. Nonlinear discrete time model of the converter in DCM.
These difference equations can be z-transformed using the shift
operator of the z-transformation and solved with the help of
trigonometric identities resulting in the cross coupled z-domain
model
If (z) =
sin(ω0Ts)
Z0
z − 1
1− cos(ω0Ts)z−1 (Vm(z)− VCf(z))
(8)
VCf(z) = Z0 tan
(
ω0Ts
2
)
1 + z−1
1− z−1 (If (z)− Iload(z)) . (9)
To abbreviate the CCM discrete time model, the following
coefficients are introduced, which are used in the continuous
time model of the buck converter depicted in Fig. 4
A1 = cos(ω0Ts) (10)
B1 =
1
Z0
sin(ω0Ts) (11)
Bve = Z0 tan
(
ω0Ts
2
)
. (12)
B. DCM Discrete Time Modeling
In a next step, a discrete time model is developed for the
DCM. It is the goal to derive a difference equation for the DCM
operation of the buck converter, which calculates the capacitor
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TABLE I
INDUCTOR CURRENT AND CAPACITOR VOLTAGE AT THE CHARACTERISTIC INSTANCES DURING ONE PWM PERIOD IN DCM
Fig. 6. Predictive nonlinear observer structure for state estimation of the buck converter in CCM and DCM.
voltage one time step Ts ahead based on the voltage itself, the
load current, and the duty cycle. It is assumed that the resonant
frequency of the LC filter is low compared with the sampling
frequency, thus ω0Ts  1. For most buck converter designs,
this constraint does not present a significant limitation. The
assumption allows simplifying the difference equations of the
LC filter, which results in
vCf(t) ≈ vCf(t = 0) + Z0ω0t (if (t = 0)− iload(t = 0)) (13)
if (t) ≈ if (t = 0) + (vm(t = 0)− vCf(t = 0)) ω0
Z0
t. (14)
These simplified equations are used to determine the dynamics
of the buck converter in DCM over one carrier interval in detail.
The entire DCM model of the buck converter is depicted as state
block diagram in Fig. 5. The starting point of the calculation is
the instant when the IGBT is switched on.
During the length of the active voltage pulse ta = dTs the
current increases up to its peak value, of which the calculation
is shown in Table I. According to the model’s assumption the
output voltage is only affected by the load current during that
time span. Subsequently, the current decays to zero. Evaluating
ε each sampling time (15), it can be predicted whether the
converter operates in DCM (ε+ d < 1) or CCM (ε+ d > 1)
during the next PWM carrier interval
ε(kTs)
pred =
(Vdc − vCf(kTs)) d(kTs)
vCf(kTs)− Z0ω0Tsd(kTs)iload(kTs) . (15)
Based on the current at t = (ε+ d)Ts + toff, it is possible to
develop a difference equation of the voltage at the end of the
PWM interval vc((k + 1)Ts + toff) as function of the system
variable vCf(kTs + toff) at the beginning of the PWM interval
(16). Clearly, in DCM, the buck converter exhibits nonlinear
first-order dynamics
vCf ((k + 1)Ts) =
d(kTs)
2(ω0Ts)
2 (Vdc − vc(kTs))2
vCf(kTs)Z0ω0Tsiload(kTs)d(kTs)
− Z0ω0Tsiload(kTs) + vCf(kTs). (16)
III. OBSERVER-BASED STATE ESTIMATION
For a high performance and smooth operation of the buck
converter in both operation modes, a nonlinear predictive ob-
server structure that provides zero lag estimates of the inductor
current and the output voltage has been developed. In particular,
the tracking of the average inductor current is of importance
for detection of an overcurrent and also to be capable of rapid
transitions between CCM and DCM. In [23], it is shown that
a simple regular sampling of the inductor current is not mean-
ingful. In this case, the sampled current does not correspond
to the short-time average value, as the current shape is not
symmetrical with respect to the PWM carrier.
The method proposed in this paper only requires the mea-
surement of the load current and the output voltage and es-
timates the average inductor current accurately even if the
inductor current becomes discontinuous. The use of this ob-
server makes it possible to eliminate a complex acquisition and
AD conversion of the discontinuous inductor current. The state
block diagram of the observer is depicted in Fig. 6. In CCM,
the discrete time LC-filter model of the observer is fed by the
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Fig. 7. Simulation of the observer during a load current step.
future manipulated input voltage vm((k + 1)Ts) and the load
current measurement iload(kTs). It is not forced in the nonlinear
range and thus provides very accurately predicted estimates of
the inductor current if (kTs) and the output voltage vCf(kTs).
The prediction of these quantities is of great importance to com-
pensate for the control dead time between the sampling process
and the duty cycle update. Minor modeling and measurement
deviations are compensated by the observer controller structure,
which compensates deviations of the output voltage estimate
with deadbeat response via a feedforward path, whereas the
inductor current is compensated within the bandwidth of the
observer’s PI regulator.
The PI regulator feedback gains Koi and Kov can be eval-
uated using the root locus method. They are selected such
that the EVs of the observer are well damped, and the band-
width is reasonably high. As soon as the buck converter enters
DCM, the limitation that is included in the inductor model
and that models the nonlinear resistance ensures that the filter
current does not become negative. Thereby, the characteristics
of the nonlinear resistance introduced in the continuous time
model of the buck converter (see Fig. 3) are embodied in the
LC-filter model. Of course, the discrete time model loses a
lot of its precision, as the nonlinearity cannot be precisely
modeled in a discrete time model. For this reason, the ob-
server controller needs to compensate for errors in the inductor
current quite strongly. By adding the integral feedback loop
vˆCf(k), it is ensured that the observer achieves an accurate
steady-state estimate of the averaged inductor current even
in DCM.
The performance of the observer’s state estimation during the
transition between DCM and CCM is demonstrated in the sim-
ulation presented in Fig. 7. At t = 1 ms, a load step is applied to
the converter. As a result, the inductor current is increased and
the converter changes the operation mode from DCM to CCM.
It can be seen that the observer tuned to a bandwidth of 500-Hz
tracks the voltage and current with minor deviations. These
deviations are forced to zero by the observer’s integral feedback
loop tuned to a bandwidth of 50 Hz. It ensures that within
a convergence time of tconv = 10 ms, the initial error decays.
Thus, the observer is able to estimate the current and voltage ac-
curately with nearly zero lag and zero steady-state error in both
operation modes without any inductor current measurement.
IV. CONTROL OF THE BUCK CONVERTER
In the unified control approach, based on the models de-
veloped for CCM and DCM, two different internal control
structures are used. In CCM, a cascaded current and voltage
control loop is implemented, which needs to handle the second-
order dynamics of the converter in CCM. A nonlinear state
feedback decoupling structure decouples the nonlinearity of the
buck converter in DCM. Combining both controllers allows
controlling the converter with a simple PI controller. In the
following, the control structures for both operation modes are
developed separately from each other based on the developed
models, the PI regulator design is discussed, and finally, both
controllers are merged to a unified control structure.
A. Cascaded Control for CCM
The developed discrete time LC filter model is used to
construct a cascaded discrete time control structure for CCM
in analogy to the continuous time control structure presented in
[20] and [21]. In the case of CCM, the behavior of the LC-filter
buck converter is identical as in an H-bridge converter.
The developed predictive observer structure compensates the
control dead time. As a result, the estimated capacitor voltage
vˆCf can be used to decouple the current loop from the output
voltage accurately. The estimated inductor current can be fed
back to decouple the impact of the capacitance on the inductor
transfer function, which results in a voltage to current transfer
function of an ideal forward Euler integration
Gdec,i(z) =
If (z)
V ∗m(z)
=
B1z
−1
1− z−1 =
sin(ω0Ts)
Z0
z−1
1− z−1 . (17)
The inductor current in CCM can be controlled with a pro-
portional state feedback controller, whose state feedback gain
Ra can be determined as a function of the desired current loop
bandwidth according to
Ra = Z0
1− e−ωbTs
sin(ω0Ts)
. (18)
The highest current state feedback gain possible is Ra = B1,
which results in a deadbeat response of the current. The voltage
control loop (19) is closed by a PI regulator in cascade around
a dead-beat current control loop
Go,v(z) =
VCf(z)
Ireg(z)
= Bve
1 + z−1
1− z−1 z
−1. (19)
The PI regulator design must be designed to ensure good
disturbance rejection ability and zero steady-state error. To
achieve high-bandwidth command tracking, a command filter
is used. Based on the reference current, the command filter
calculates a consistent voltage and current reference, which are
fed as command vector into the control structure. The entire
CCM control structure is depicted in Fig. 8.
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Fig. 8. Cascaded control structure for the buck converter in CCM.
Fig. 9. Control structure of the buck converter in DCM based on a nonlinear state feedback decoupling.
B. Nonlinear State Feedback Decoupling for DCM
When the converter operates in the DCM, the nonlinear
dynamics of the plant need to be decoupled to allow a PI
voltage regulator to control the output voltage of the converter
independent of the operation point. If the nonlinearity was not
decoupled and the voltage was controlled by a PI regulator, the
damping, parameter sensitivity, and the stiffness of the closed-
loop system would become operating point dependent.
It can be shown that the model nonlinearity can be inverted.
This inversion is used to decouple the system dynamics as
shown in Fig. 9. The resulting open-loop transfer function is
scaled to achieve the identical dc-gain of the voltage transfer
function, which is represented by
Go,v(z) =
VCf(z)
Ireg(z)
= 2Bˆve
z−1
1− z−1 . (20)
Thereby, the identical PI voltage regulator, which is employed
in the control of the CCM control structure, can be used for the
control of the DCM operation. A smooth transition between the
operation modes is guaranteed, if the PI regulator is designed
properly.
C. Design of the State Feedback Gains
The design options for the PI regulator can be effectively
explored using the root locus method. For this method, the
open-loop transfer functions of the voltage loop in both op-
eration modes (19), (20) and the transfer function of the PI
regulator (21) are required. To optimize the system dynamics
(e.g., dynamic stiffness, controller bandwidth), the open loop
gain K0 = BveKp needs to be maximized leading to an aug-
mentation of the control bandwidth. Furthermore, it is advisable
to push the integral state feedback gain via the regulator gain
ratio rτ = KviTs/Kv as high as possible to improve the low
frequency stiffness of the system [19]. Well-behaved dynamics
of the controlled system is obtained with an optimal damping
ξ = 0.707 for all eigenvalues (EV)
GPI(z) =
Vreg(z)
EVCf(z)
= Kp +
KiTs
1− z−1 = Kp
(
1 +
rτ
1− z−1
)
.
(21)
The root locus has been plotted for the closed-loop voltage
control using 4 different regulator gain ratios rτ for DCM
and CCM (17), (18) (see Fig. 11). For rτ = 0.25, the CCM
root locus touches the optimal damping region at one point
for K0 = 0.2, whereas the DCM root locus is still deep in
the optimal damping region. Therefore, this regulator gain
ensures the best low frequency stiffness without violating the
damping constraint, and it is selected as an optimal candidate
for the PI-regulator design. The open loop gain is selected such
that the eigenvalues do not leave the optimal damping region.
The dominant closed-loop eigenvalues for CCM and DCM are
marked by a red circle in the root locus plots. As the closed-
loop eigenvalues only slightly change their placement during
the transition between CCM and DCM, a smooth operation
mode transition is guaranteed.
D. Unified Control Structure
The final controller, which merges the CCM control and the
DCM control in one unified control structure, is depicted in
Fig. 10. Depending on the operation mode, either the DCM
decoupling structure or the CCM current controller is connected
to the PI voltage controller. Thereby, a proper converter control
in the entire operation ranges of the converter in discontinuous
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Fig. 10. State block diagram of the proposed unified control structure for the buck converter.
Fig. 11. Root locus-based calculation of the PI regulator gains for CCM and
DCM with a final EV placement for K0 = 0.2 and ratio rτ = 0.2.
conduction mode as well as in continuous conduction mode
and during the transition from one operation mode to another
is ensured.
V. SIMULATION RESULTS
To validate the control structure, which is introduced in
this paper, a simulation has been set up in PLECS with the
system parameters summarized in Table II. The buck converter
controller needs to handle variations of the load current. To
TABLE II
BUCK CONVERTER PARAMETERS
Fig. 12. Simulation: load chopping of the buck converter.
demonstrate the controller’s capability of providing a stiff
output voltage in the presence of load variations, the reaction
of the controller to a load current step is shown in Fig. 12.
The inductor current if increases rapidly to compensate for the
load current iload and to eliminate the error between the output
voltage vCf and its reference v∗Cf. It takes Δt = 5 ms for the
controller to compensate the load step until the voltage tracks
its reference again. Meanwhile, the control detects the operation
mode change and switches the duty cycle command for CCM
and DCM at the right time instant. After the load current
decays to 10 A, the inductor current is forced to zero until the
voltage overshoot is compensated by the load. Subsequently,
the inductor current is slightly increased to settle in a steady
state, where the converter operates in DCM.
For obtaining better insight in the transition between DCM
and CCM, a load current ramp is applied to the converter, which
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Fig. 13. Simulation: load ramp applied to the buck converter.
Fig. 14. Simulation: command tracking of the buck converter.
is depicted in Fig. 13. The controller accurately detects the
transition instant between DCM and CCM and switches from
the nonlinear decoupling structure to the current controller.
Compared with DCM, the open loop amplification of the buck
converter is augmented in CCM. Hence, after the transition
of the operation mode, the duty cycle’s slope is significantly
reduced. After a short transient, the output voltage settles with
2.5% steady-state error. In Fig. 14 the command tracking of
the proposed controller is examined. At t = 1 ms the reference
voltage is increased from 200 V to 700 V. A command filter
with 150 Hz bandwidth converts the reference step in a consis-
tent command vector, which is passed to the controller.
The buck converter is able to track the command trajectory
closely with a small overshoot of 4%. During this transient, the
average current reaches the current limit of 100 A and remains
at this level. Meanwhile an anti-wind-up stops the integration
Fig. 15. Experimental setup of the buck converter.
process of the PI regulator. At the end of the voltage transient,
the current is reduced, and finally, the converter is operated in
DCM as, at the high output voltage, the load current is not high
enough for CCM operation.
VI. EXPERIMENTAL RESULTS
The experimental setup, including the studied buck converter
connected to a resistive load and a three-phase PWM rectifier
supplying the dc-link from the utility grid, is depicted in Fig. 15.
The PWM rectifier provides a stiff dc-link as input voltage for
the buck converter and is not further taken into account in this
paper. The parameters of the buck converter are summarized
in Table II. Its control algorithm is implemented on a XCP2100
board from AixControl GmbH, which uses a 500 MHz Blackfin
DSP from Analog Devices and a Spartan 3 FPGA from Xilinx.
The FPGA generates the PWM pattern, commands the control
interrupts and the analog to digital conversion, whereas the dig-
ital control, state machine and communication is programmed
on the DSP. The control board has been selected such that in
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Fig. 16. Experiment: buck converter connected to a resistance between CCM
and DCM during a reference voltage transient.
the particular power range of the studied voltage supply unit
(50 kW) its costs are playing a minor role in comparison to the
total system costs.
First, as it is depicted in Fig. 15, the buck converter was
connected to a resistive load is examined to evaluate its per-
formance at the transition between CCM and DCM opera-
tion. Next, the converter is connected to a nonlinear load to
examine its capability of more realistic load conditions, e.g.,
when connected to a variable speed drive operating in six-step
modulation.
A. Resistive Load Operation
In Fig. 16, it is shown how the buck converter operates during
a reference voltage step from 60 to 500 V. The reference voltage
step is low-pass filtered by the command filter, resulting in a
smooth voltage transient. Before the transient, the converter
operates in DCM, as it can be seen from the discontinuous
inductor current. It is shown that during the transient, the
converter leaves DCM and enters CCM, whereas the output
voltage remains unaffected from this operation mode change.
After the transient, the buck converter operates in CCM. This
experiment demonstrates that the proposed control structure
enables a smooth transition between both operation modes of
the converter and thus allows operating the buck converter
within a wide load range.
B. Nonlinear-Load Operation
In a second experiment, the performance of the buck con-
verter connected to a nonlinear load, requiring a wide supply
voltage range, was examined. An output voltage ramp between
800 and 400 V is commanded to validate the capability of
Fig. 17. Experiment: buck converter supplying a nonlinear load over a wide
output voltage range.
Fig. 18. Experiment: buck converter at a nonlinear load.
the converter to operate over a wide output voltage range. The
ability of the converter to provide a stable output voltage over
this large voltage range in the presence of strong load variations
is shown in Fig. 17. The detailed operation of the converter at a
reference voltage of 400 and 800 V is shown in Fig. 18. It can
be seen that the converter is able to operate with a nonlinear
load current. It compensates the load within its bandwidth,
which results in a periodic increment and decay of the inductor
current. The experimental results presented in Fig. 19 illustrate
that the buck converter is also able to operate at the boundary
region between CCM and DCM.
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Fig. 19. Experiment: buck converter in the boundary operation.
The experiments show that the proposed control structure
is able to provide a stiff adjustable output voltage for linear
and even nonlinear loads. The major limitation of this power
supply is the operation at very small output voltages e.g., v∗C <
0.05 Vr. Due to the limited resolution of the PWM and dead
time effects, it is difficult to modulate voltages accurately in
this operation range such that it cannot be handled accurately.
However, this is a limitation given by the buck converter topol-
ogy and can be hardly avoided in a 50-kW converter system.
VII. SUMMARY
A new control structure that allows the stable and stiff
operation of buck converters within a wide load range has
been proposed. It provides a unified high-performance voltage
control in DCM and CCM with a smooth transition between
both operation modes. The modeling process, the control design
synthesis, and the implementation of the control structure have
been illustrated in detail. Finally, its performance has been
verified by simulation and experiment. It has been shown that
with the introduced controller the buck converter can be used
to supply a variable output voltage with high stiffness for
nonlinear load applications.
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